JPH0362024B2 - - Google Patents

Info

Publication number
JPH0362024B2
JPH0362024B2 JP60081518A JP8151885A JPH0362024B2 JP H0362024 B2 JPH0362024 B2 JP H0362024B2 JP 60081518 A JP60081518 A JP 60081518A JP 8151885 A JP8151885 A JP 8151885A JP H0362024 B2 JPH0362024 B2 JP H0362024B2
Authority
JP
Japan
Prior art keywords
layer
substrate
forming
trench
exposed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP60081518A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6118147A (ja
Inventor
Richaado Gosu Jooji
Adorian Hansen Toomasu
Suteiiu Makurisu Jeemuzu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS6118147A publication Critical patent/JPS6118147A/ja
Publication of JPH0362024B2 publication Critical patent/JPH0362024B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • H01L21/743—Making of internal connections, substrate contacts

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Drying Of Semiconductors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Bipolar Transistors (AREA)
JP60081518A 1984-06-29 1985-04-18 半導体デバイスの形成方法 Granted JPS6118147A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/626,271 US4549927A (en) 1984-06-29 1984-06-29 Method of selectively exposing the sidewalls of a trench and its use to the forming of a metal silicide substrate contact for dielectric filled deep trench isolated devices
US626271 1984-06-29

Publications (2)

Publication Number Publication Date
JPS6118147A JPS6118147A (ja) 1986-01-27
JPH0362024B2 true JPH0362024B2 (en]) 1991-09-24

Family

ID=24509683

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60081518A Granted JPS6118147A (ja) 1984-06-29 1985-04-18 半導体デバイスの形成方法

Country Status (4)

Country Link
US (1) US4549927A (en])
EP (1) EP0166983B1 (en])
JP (1) JPS6118147A (en])
DE (1) DE3586554T2 (en])

Families Citing this family (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4589193A (en) * 1984-06-29 1986-05-20 International Business Machines Corporation Metal silicide channel stoppers for integrated circuits and method for making the same
US4890145A (en) * 1984-08-31 1989-12-26 Texas Instruments Incorporated dRAM cell and array
JPS61191043A (ja) * 1985-02-20 1986-08-25 Toshiba Corp 半導体装置
US4648173A (en) * 1985-05-28 1987-03-10 International Business Machines Corporation Fabrication of stud-defined integrated circuit structure
US4674173A (en) * 1985-06-28 1987-06-23 Texas Instruments Incorporated Method for fabricating bipolar transistor
NL8502765A (nl) * 1985-10-10 1987-05-04 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting.
US4824797A (en) * 1985-10-31 1989-04-25 International Business Machines Corporation Self-aligned channel stop
US4753866A (en) * 1986-02-24 1988-06-28 Texas Instruments Incorporated Method for processing an interlevel dielectric suitable for VLSI metallization schemes
US4725562A (en) * 1986-03-27 1988-02-16 International Business Machines Corporation Method of making a contact to a trench isolated device
DE3736531A1 (de) * 1986-10-30 1988-05-11 Mitsubishi Electric Corp Verfahren zur herstellung einer halbleitereinrichtung
US4980747A (en) * 1986-12-22 1990-12-25 Texas Instruments Inc. Deep trench isolation with surface contact to substrate
DE3715232A1 (de) * 1987-05-07 1988-11-17 Siemens Ag Verfahren zur substratkontaktierung bei der herstellung von durch isolationsgraeben getrennten bipolartransistorschaltungen
US4835115A (en) * 1987-12-07 1989-05-30 Texas Instruments Incorporated Method for forming oxide-capped trench isolation
US4914740A (en) * 1988-03-07 1990-04-03 International Business Corporation Charge amplifying trench memory cell
US4970689A (en) * 1988-03-07 1990-11-13 International Business Machines Corporation Charge amplifying trench memory cell
JPH02271535A (ja) * 1988-12-28 1990-11-06 Synergy Semiconductor Corp バイポーラ構造における基板タップ及びこの製造方法
US5106777A (en) * 1989-09-27 1992-04-21 Texas Instruments Incorporated Trench isolation process with reduced topography
CH681677B5 (fr) * 1991-02-05 1993-11-15 Complications Sa Procédé d'initialisation du calendrier perpétuel d'un chronographe analogique à quartz et chronographe à quartz pour sa mise en oeuvre.
US5096849A (en) * 1991-04-29 1992-03-17 International Business Machines Corporation Process for positioning a mask within a concave semiconductor structure
US5433794A (en) * 1992-12-10 1995-07-18 Micron Technology, Inc. Spacers used to form isolation trenches with improved corners
US5455064A (en) * 1993-11-12 1995-10-03 Fujitsu Limited Process for fabricating a substrate with thin film capacitor and insulating plug
US5604159A (en) * 1994-01-31 1997-02-18 Motorola, Inc. Method of making a contact structure
US5681776A (en) * 1994-03-15 1997-10-28 National Semiconductor Corporation Planar selective field oxide isolation process using SEG/ELO
US5872044A (en) * 1994-06-15 1999-02-16 Harris Corporation Late process method for trench isolation
US5668018A (en) * 1995-06-07 1997-09-16 International Business Machines Corporation Method for defining a region on a wall of a semiconductor structure
AUPN606395A0 (en) * 1995-10-19 1995-11-09 Unisearch Limited Metallization of buried contact solar cells
DE19630050B4 (de) * 1996-07-25 2005-03-10 Infineon Technologies Ag Herstellverfahren für eine Lackmaske auf einem Substrat mit einem Graben
US6479368B1 (en) * 1998-03-02 2002-11-12 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device having a shallow trench isolating region
US6074903A (en) * 1998-06-16 2000-06-13 Siemens Aktiengesellschaft Method for forming electrical isolation for semiconductor devices
US6300666B1 (en) 1998-09-30 2001-10-09 Honeywell Inc. Method for forming a frontside contact to the silicon substrate of a SOI wafer in the presence of planarized contact dielectrics
US6100200A (en) * 1998-12-21 2000-08-08 Advanced Technology Materials, Inc. Sputtering process for the conformal deposition of a metallization or insulating layer
US6537912B1 (en) 2000-08-25 2003-03-25 Micron Technology Inc. Method of forming an encapsulated conductive pillar
US6724798B2 (en) 2001-12-31 2004-04-20 Honeywell International Inc. Optoelectronic devices and method of production
JP3967193B2 (ja) * 2002-05-21 2007-08-29 スパンション エルエルシー 不揮発性半導体記憶装置及びその製造方法
US7262089B2 (en) * 2004-03-11 2007-08-28 Micron Technology, Inc. Methods of forming semiconductor structures
EP1787327A4 (en) * 2004-06-04 2010-09-08 Newsouth Innovations Pty Ltd INTERCONNECTION OF PHOTOPILES IN THIN LAYERS
US7002190B1 (en) * 2004-09-21 2006-02-21 International Business Machines Corporation Method of collector formation in BiCMOS technology
US7679130B2 (en) * 2005-05-10 2010-03-16 Infineon Technologies Ag Deep trench isolation structures and methods of formation thereof
US7982284B2 (en) * 2006-06-28 2011-07-19 Infineon Technologies Ag Semiconductor component including an isolation structure and a contact to the substrate
KR100853193B1 (ko) * 2007-01-08 2008-08-21 삼성전자주식회사 반도체 소자 및 그 형성방법
US7691734B2 (en) * 2007-03-01 2010-04-06 International Business Machines Corporation Deep trench based far subcollector reachthrough
US7923373B2 (en) 2007-06-04 2011-04-12 Micron Technology, Inc. Pitch multiplication using self-assembling materials
US8338265B2 (en) * 2008-11-12 2012-12-25 International Business Machines Corporation Silicided trench contact to buried conductive layer
US8647945B2 (en) 2010-12-03 2014-02-11 International Business Machines Corporation Method of forming substrate contact for semiconductor on insulator (SOI) substrate
US9236326B2 (en) 2014-04-25 2016-01-12 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor structure and fabricating method thereof
US9324632B2 (en) 2014-05-28 2016-04-26 Globalfoundries Inc. Semiconductor structures with isolated ohmic trenches and stand-alone isolation trenches and related method
CN115382743B (zh) * 2021-05-24 2023-08-22 成宏能源股份有限公司 形成具有涂层的结构的方法及具有涂层的结构

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3381182A (en) * 1964-10-19 1968-04-30 Philco Ford Corp Microcircuits having buried conductive layers
US4118728A (en) * 1976-09-03 1978-10-03 Fairchild Camera And Instrument Corporation Integrated circuit structures utilizing conductive buried regions
US4149177A (en) * 1976-09-03 1979-04-10 Fairchild Camera And Instrument Corporation Method of fabricating conductive buried regions in integrated circuits and the resulting structures
DE2926874A1 (de) * 1979-07-03 1981-01-22 Siemens Ag Verfahren zum herstellen von niederohmigen, diffundierten bereichen bei der silizium-gate-technologie
JPS5673446A (en) * 1979-11-21 1981-06-18 Chiyou Lsi Gijutsu Kenkyu Kumiai Manufacture of semiconductor device
DE3275447D1 (en) * 1982-07-03 1987-03-19 Ibm Deutschland Process for the formation of grooves having essentially vertical lateral silicium walls by reactive ion etching
US4663832A (en) * 1984-06-29 1987-05-12 International Business Machines Corporation Method for improving the planarity and passivation in a semiconductor isolation trench arrangement
US4589193A (en) * 1984-06-29 1986-05-20 International Business Machines Corporation Metal silicide channel stoppers for integrated circuits and method for making the same

Also Published As

Publication number Publication date
DE3586554T2 (de) 1993-04-08
US4549927A (en) 1985-10-29
JPS6118147A (ja) 1986-01-27
EP0166983A3 (en) 1989-03-08
EP0166983B1 (en) 1992-08-26
DE3586554D1 (de) 1992-10-01
EP0166983A2 (en) 1986-01-08

Similar Documents

Publication Publication Date Title
JPH0362024B2 (en])
CA2125465C (en) Method of making integrated circuits
US4502913A (en) Total dielectric isolation for integrated circuits
US5298463A (en) Method of processing a semiconductor wafer using a contact etch stop
EP0055521B1 (en) Method of filling a groove in a semiconductor substrate
US4887144A (en) Topside substrate contact in a trenched semiconductor structure and method of fabrication
EP0091984B1 (en) Integrated circuit devices comprising dielectric isolation regions and methods for making such devices
US4661832A (en) Total dielectric isolation for integrated circuits
JPS61276262A (ja) 突起部を有する半導体デバイス構造体及びその製造方法
US4933297A (en) Method for etching windows having different depths
JPH0521338B2 (en])
US5231046A (en) Method for fabricating an interconnection pattern on a BPSG-filled trench isolation structure
JP3462174B2 (ja) シリコン基板内にトレンチ構造部を形成するための方法
US5457070A (en) Method of forming a step compensated semiconductor device
KR900007149B1 (ko) 반도체 장치
US6103581A (en) Method for producing shallow trench isolation structure
US7573086B2 (en) TaN integrated circuit (IC) capacitor
JPH0513535B2 (en])
US6835641B1 (en) Method of forming single sided conductor and semiconductor device having the same
JPH09129730A (ja) 半導体装置の製造方法
JPS6110996B2 (en])
JPS60241261A (ja) 半導体装置およびその製造方法
JP3190144B2 (ja) 半導体集積回路の製造方法
JPH0461346A (ja) バイポーラ型半導体集積回路装置の製造方法
US20050106835A1 (en) Trench isolation structure and method of manufacture therefor